Scheduling algorithms for input-output buffered packet switching architecture
用於輸入-輸出緩存的分組交換結構的調度算法
Student thesis: Master's Thesis
Author(s)
Related Research Unit(s)
Detail(s)
| Awarding Institution | |
|---|---|
| Supervisors/Advisors |
|
| Award date | 30 Jul 1999 |
Link(s)
| Permanent Link | https://scholars.cityu.edu.hk/en/theses/theses(fd190462-b7d1-47a9-a391-9293620d7634).html |
|---|---|
| Other link(s) | Links |
- Packet switching (Data transmission)
