Scheduling algorithms for input-output buffered packet switching architecture

Sai Po LAM

Department of Electrical Engineering

Student thesis: Master's Thesis

Date of Award	30 Jul 1999
Original language	English
Awarding Institution	City University of Hong Kong
Supervisor	Chi Wai Derek PAO (Supervisor)

Keywords

Packet switching (Data transmission)

Cite this

Standard

Links

Full-text.pdf

'