Voltage-balance limits in four-level diode-clamped converters with passive front ends

Josep Pou; Rafael Pindado; Dushan Boroyevich

doi:10.1109/TIE.2004.837915

Voltage-balance limits in four-level diode-clamped converters with passive front ends

Josep Pou, Rafael Pindado, Dushan Boroyevich

Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review

290 Citations (Scopus)

Abstract

Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the dc-link capacitors for some operating conditions due to the existence of dc currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this paper is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are selected in the space-vector diagram so that a quadratic parameter related to the currents in the middle points is minimized. © 2005 IEEE.

Original language	English
Pages (from-to)	190-196
Journal	IEEE Transactions on Industrial Electronics
Volume	52
Issue number	1
DOIs	https://doi.org/10.1109/TIE.2004.837915
Publication status	Published - Feb 2005
Externally published	Yes

Bibliographical note

Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].

Funding

Manuscript received January 10, 2004; revised July 9, 2004. Abstract published on the Internet September 10, 2004. This work was supported by the Departament d’Universitats, Recerca i Societat de la Informació, Generalitat de Catalunya, under Grant 2000BEAI200225 and by the Ministerio de Ciencia y Tecnología of Spain under Project DPI2001-2213. This work made use of ERC Shared Facilities supported by the National Science Foundation under Award EEC-9731677. This paper was presented at the IEEE Industrial Electronics Society Annual Conference (IECON’02), Nov. 5–8, 2002, Seville, Spain.

Research Keywords

Four-level inverter
Multilevel inverter
Nearest vectors
Passive front ends
Space-vector modulation (SVM)
Voltage balance

Access Output

10.1109/TIE.2004.837915

Other Access Options

Check CityUHK Library

Permanent Link

Right click to copy link

Cite this

@article{391a23ee5ebd47f2a515bfec3668613a,

title = "Voltage-balance limits in four-level diode-clamped converters with passive front ends",

abstract = "Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the dc-link capacitors for some operating conditions due to the existence of dc currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this paper is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are selected in the space-vector diagram so that a quadratic parameter related to the currents in the middle points is minimized. {\textcopyright} 2005 IEEE.",

keywords = "Four-level inverter, Multilevel inverter, Nearest vectors, Passive front ends, Space-vector modulation (SVM), Voltage balance",

author = "Josep Pou and Rafael Pindado and Dushan Boroyevich",

note = "Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].",

year = "2005",

month = feb,

doi = "10.1109/TIE.2004.837915",

language = "English",

volume = "52",

pages = "190--196",

journal = "IEEE Transactions on Industrial Electronics",

issn = "0278-0046",

publisher = "IEEE Industrial Electronics Society",

number = "1",

}

TY - JOUR

T1 - Voltage-balance limits in four-level diode-clamped converters with passive front ends

AU - Pou, Josep

AU - Pindado, Rafael

AU - Boroyevich, Dushan

N1 - Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].

PY - 2005/2

Y1 - 2005/2

N2 - Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the dc-link capacitors for some operating conditions due to the existence of dc currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this paper is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are selected in the space-vector diagram so that a quadratic parameter related to the currents in the middle points is minimized. © 2005 IEEE.

AB - Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the dc-link capacitors for some operating conditions due to the existence of dc currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this paper is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are selected in the space-vector diagram so that a quadratic parameter related to the currents in the middle points is minimized. © 2005 IEEE.

KW - Four-level inverter

KW - Multilevel inverter

KW - Nearest vectors

KW - Passive front ends

KW - Space-vector modulation (SVM)

KW - Voltage balance

UR - http://www.scopus.com/inward/record.url?scp=13944269120&partnerID=8YFLogxK

UR - https://www.scopus.com/record/pubmetrics.uri?eid=2-s2.0-13944269120&origin=recordpage

U2 - 10.1109/TIE.2004.837915

DO - 10.1109/TIE.2004.837915

M3 - RGC 21 - Publication in refereed journal

SN - 0278-0046

VL - 52

SP - 190

EP - 196

JO - IEEE Transactions on Industrial Electronics

JF - IEEE Transactions on Industrial Electronics

IS - 1

ER -

Voltage-balance limits in four-level diode-clamped converters with passive front ends

Abstract

Bibliographical note

Funding

Research Keywords

Access Output

Other Access Options

Permanent Link

Other Files and Links

Fingerprint

Cite this