Abstract
Static timing analysis is crucial for design of realtime systems. While the worst-case execution time of a task is typically computed or measured in a single task environment, the presence of caches imposes additional cache related preemption delay (CRPD) cost to the lower priority tasks in a preemptive multi-tasking system. In this work, we show that existing instruction CRPD analysis techniques cannot be straightforwardly extended for safe and precise data CRPD analysis. In order to capture the dynamic behavior of the data memory references, we introduce the notion of temporal scopes into the abstract cache state (ACS) to capture the data memory blocks that must or may reside in the cache during certain time intervals of program execution. Based on the improved ACS representation, we present a temporal scope aware useful cache block (UCB) calculation for safe and tight estimation of the data CRPD cost. Experimental results show that the proposed technique leads to substantially tighter CRPD estimation, and is applicable to programs with complex data reference patterns.
| Original language | English |
|---|---|
| Title of host publication | Proceedings - 2017 IEEE 23rd Real-Time and Embedded Technology and Applications Symposium, RTAS 2017 |
| Publisher | IEEE |
| Pages | 63-73 |
| ISBN (Print) | 9781509052691 |
| DOIs | |
| Publication status | Published - 5 Jun 2017 |
| Externally published | Yes |
| Event | 23rd IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2017 - Pittsburgh, United States Duration: 18 Apr 2017 → 21 Apr 2017 https://ieeexplore.ieee.org/xpl/conhome/7938574/proceeding |
Publication series
| Name | Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS |
|---|---|
| ISSN (Print) | 1545-3421 |
Conference
| Conference | 23rd IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2017 |
|---|---|
| Place | United States |
| City | Pittsburgh |
| Period | 18/04/17 → 21/04/17 |
| Internet address |
Bibliographical note
Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].Fingerprint
Dive into the research topics of 'Scope-aware useful cache block analysis for data cache related preemption delay'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver