RPE-TCAM : Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journal

View graph of relations

Related Research Unit(s)

Detail(s)

Original languageEnglish
Article number9099062
Pages (from-to)1925-1929
Journal / PublicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume28
Issue number8
Online published22 May 2020
Publication statusPublished - Aug 2020

Abstract

Software-defined networks (SDNs) are the future networks that enable the system to be more flexible and programmable using a centralized controller. Field-programmable gate arrays (FPGAs) serve as exemplary hardware to implement these adaptable networks. Ternary content-addressable memory (TCAM) is an essential part of every network to perform packet classification and forwarding, but they are missing in modern FPGAs. Researchers and FPGA vendors have proposed several designs to emulate TCAM using available memories on FPGA, but they are power inefficient due to the activating of entire circuitry in a single search operation. In this brief, we propose a novel power-aware reconfigurable FPGA-based TCAM architecture that enables only a portion of the hardware to perform the search operation. We performed an extensive design space exploration to find the optimal number of banks on Xilinx FPGAs, which provides the maximum power saving. Moreover, we propose a solution to bank overflow using backup CAM (BUC) to handle the overflowed CAM entries. The proposed TCAM improves the power consumption by 40% and maintains one-clock cycle update latency with no compromise on the throughput of the system compared with the state-of-the-art FPGA-based TCAM architectures.

Research Area(s)

  • Bank-selection, content-addressable storage, field-programmable gate arrays (FPGAs), FPGA-based TCAM, power saving, software-defined networks, table lookup

Citation Format(s)

RPE-TCAM : Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs. / Irfan, Muhammad; Ullah, Zahid; Chowdhury, Mehdi Hasan; Cheung, Ray C. C.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 28, No. 8, 9099062, 08.2020, p. 1925-1929.

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journal