Reliable and Efficient Parallel Checkpointing Framework for Nonvolatile Processor With Concurrent Peripherals
Research output: Journal Publications and Reviews (RGC: 21, 22, 62) › 21_Publication in refereed journal › peer-review
Author(s)
Related Research Unit(s)
Detail(s)
Original language | English |
---|---|
Pages (from-to) | 228-240 |
Journal / Publication | IEEE Transactions on Circuits and Systems I: Regular Papers |
Volume | 70 |
Issue number | 1 |
Online published | 31 Oct 2022 |
Publication status | Published - Jan 2023 |
Link(s)
Abstract
Intermittent systems powered by ambient energy harvesting are becoming popular for the benefits of an infinite lifetime and minimum maintenance requirements. Nonvolatile processors (NVPs) enable continual task executions under an unstable power supply with an efficient reactive checkpointing strategy. However, recovering concurrent peripherals in an intermittent system may incur significant overhead once power failures take place, and the recovery of interrupts also lacks discussion in existing works. Noticing the different optimization directions between responsive checkpointing within NVPs and proactive checkpointing required to recover concurrent peripherals, this paper proposes REMARK, an NVP architecture enabling hybrid checkpointing and efficient peripheral recovery. REMARK expands the current NVP structure with a hybrid backup/restore module, a peripheral handler and an interrupt handler, which addresses the recovery problem of both peripherals and interrupts efficiently. A REMARK chip is fabricated to verify the proposed architecture. Results show that the execution efficiency is improved by 13x compared with the state-of-the-art. With programming optimization, another 36.5% performance improvement can be achieved.
Research Area(s)
- Checkpointing, checkpointing, energy harvesting, Hardware, Instruction sets, Intermittent system, Internet of Things, nonvolatile processor (NVP), peripheral, Reliability, Sensors, Task analysis
Citation Format(s)
Reliable and Efficient Parallel Checkpointing Framework for Nonvolatile Processor With Concurrent Peripherals. / Wu, Tongda; Ma, Kaisheng; Hu, Jingtong et al.
In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 70, No. 1, 01.2023, p. 228-240.Research output: Journal Publications and Reviews (RGC: 21, 22, 62) › 21_Publication in refereed journal › peer-review