Skip to main navigation Skip to search Skip to main content

Projected performance of Si- and 2D-material-based SRAM circuits ranging from 16  nm to 1  nm technology nodes

  • Yu-Cheng Lu
  • , Jing-Kai Huang
  • , Kai-Yuan Chao
  • , Lain-Jong Li*
  • , Vita Pi-Ho Hu*
  • *Corresponding author for this work

Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review

Abstract

Researchers have been developing 2D materials (2DM) for electronics, which are widely considered a possible replacement for silicon in future technology. Two-dimensional transition metal dichalcogenides are the most promising among the different materials due to their electronic performance and relatively advanced development. Although field-effect transistors (FETs) based on 2D transition metal dichalcogenides have been found to outperform Si in ultrascaled devices, the comparison of 2DM-based and Si-based technologies at the circuit level is still missing. Here we compare 2DM- and Si FET-based static random-access memory (SRAM) circuits across various technology nodes from 16 nm to 1 nm and reveal that the 2DM-based SRAM exhibits superior performance in terms of stability, operating speed and energy efficiency when compared with Si SRAM. This study utilized technology computer-aided design to conduct device and circuit simulations, employing calibrated MoS2 nFETs and WSe2 pFETs. It incorporated layout design rules across various technology nodes to comprehensively analyse their SRAM functionality. The results show that, compared with three-dimensional structure Si transistors at 1 nm node, the planar 2DMFETs exhibited lower capacitance, leading to reduced cell read access time (−16%), reduced time to write (−72%) and lowered dynamic power (−60%). The study highlights the provisional benefits of using planar 2DM transistors to mitigate the performance degradation caused by reduced metal pitch and increased wire resistance in advanced nodes, potentially opening up exciting possibilities for high-performance and low-power circuit applications. © The Author(s), under exclusive licence to Springer Nature Limited 2024
Original languageEnglish
Pages (from-to)1066-1072
JournalNature Nanotechnology
Volume19
Issue number7
Online published21 Jun 2024
DOIs
Publication statusPublished - Jul 2024

Funding

This work was supported by the National Science and Technology Council (NSTC) in Taiwan under grants NSTC 112-2223-E-002-011-MY3, 112-2218-E-002-028, 111-2222-E-002-015, 111-2622-8-002-001 and 111-2636-E-002-023. L.-J.L. thanks the support from the Jockey Club Hong Kong to the JC STEM lab of 3DIC, the Research Grant of Council of Hong Kong (CRS_PolyU502/22) and National Key R&D Project of China (2022YFB4400100). J.-K.H. appreciates the support from the City University of Hong Kong.

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

  1. SDG 7 - Affordable and Clean Energy
    SDG 7 Affordable and Clean Energy

RGC Funding Information

  • RGC-funded

Fingerprint

Dive into the research topics of 'Projected performance of Si- and 2D-material-based SRAM circuits ranging from 16  nm to 1  nm technology nodes'. Together they form a unique fingerprint.

Cite this