Skip to main navigation Skip to search Skip to main content

Performance characteristics of grid-tie solar inverter with series voltage compensator for reduction of high-voltage DC link capacitance

  • Wenchao Liu
  • , Kewei Wang
  • , Henry Shu-Hung Chung
  • , Steve Chuang

Research output: Chapters, Conference Papers, Creative and Literary Works › RGC 32 - Refereed conference paper (with host publication) › peer-review

Abstract

A grid-tie solar inverter with capacitor-supported series voltage compensator for reduction of high-voltage dc-link capacitance is proposed in this paper. The series compensator generates a voltage to counteract the voltage ripple on dc-link capacitor. As the magnitude of the AC voltage ripple is smaller than the dc-link DC voltage, the required voltage-current rating of the compensator is small. Detailed mathematical analysis on the static and dynamic behaviors of the overall system, and the control method will be discussed. The design guidelines of dc-link module will be given. The performance characteristics are favorably verified on a 2kW grid-tie solar inverter. © 2014 IEEE.
Original languageEnglish
Title of host publicationConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
PublisherIEEE
Pages1711-1717
ISBN (Print)9781479923250
DOIs
Publication statusPublished - 2014
Event29th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2014 - Fort Worth, United States
Duration: 16 Mar 2014 → 20 Mar 2014
https://ieeexplore.ieee.org/xpl/conhome/6784523/proceeding

Conference

Conference29th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2014
PlaceUnited States
CityFort Worth
Period16/03/14 → 20/03/14
Internet address

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

  1. SDG 7 - Affordable and Clean Energy
    SDG 7 Affordable and Clean Energy

Fingerprint

Dive into the research topics of 'Performance characteristics of grid-tie solar inverter with series voltage compensator for reduction of high-voltage DC link capacitance'. Together they form a unique fingerprint.

Cite this