On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse

Roshan Gopalakrishnan; Arindam Basu

doi:10.1109/TNNLS.2015.2388633

On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse

Roshan Gopalakrishnan
, Arindam Basu

Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review

8 Citations (Scopus)

Abstract

This brief describes the neuromorphic very large scale integration implementation of a synapse utilizing a single floating-gate (FG) transistor that can be used to store a weight in a nonvolatile manner and demonstrate biological learning rules such as spike-timing-dependent plasticity (STDP). The experimental STDP plot (change in weight against Δt = t_post - t_pre) of a traditional FG synapse from previous studies shows a depression instead of potentiation at some range of positive values of Δt - we call this non-STDP behavior. In this brief, we first analyze theoretically the reason for this anomaly and then present a simple solution based on changing control gate waveforms of the FG device to make the weight change conform closely to biological observations over a wide range of parameters. The experimental results from an FG synapse fabricated in AMS 0.35-μm CMOS process design are also presented to justify the claim. Finally, we present the simulation results of a circuit designed to create the modified gate voltage waveform.

Original language	English
Article number	7031963
Pages (from-to)	2596-2601
Journal	IEEE Transactions on Neural Networks and Learning Systems
Volume	26
Issue number	10
DOIs	https://doi.org/10.1109/TNNLS.2015.2388633
Publication status	Published - 1 Oct 2015
Externally published	Yes

Bibliographical note

Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].

Research Keywords

Floating gate (FG)
learning
neuromorphic
neuroscience
spike-timing-dependent plasticity (STDP)
synapse
very large scale integration (VLSI)

Access Output

10.1109/TNNLS.2015.2388633

Other Access Options

Check CityUHK Library

Permanent Link

Right click to copy link

Cite this

@article{9a9f60e122174f938688ef4704aacd88,

title = "On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse",

abstract = "This brief describes the neuromorphic very large scale integration implementation of a synapse utilizing a single floating-gate (FG) transistor that can be used to store a weight in a nonvolatile manner and demonstrate biological learning rules such as spike-timing-dependent plasticity (STDP). The experimental STDP plot (change in weight against Δt = tpost - tpre) of a traditional FG synapse from previous studies shows a depression instead of potentiation at some range of positive values of Δt - we call this non-STDP behavior. In this brief, we first analyze theoretically the reason for this anomaly and then present a simple solution based on changing control gate waveforms of the FG device to make the weight change conform closely to biological observations over a wide range of parameters. The experimental results from an FG synapse fabricated in AMS 0.35-μm CMOS process design are also presented to justify the claim. Finally, we present the simulation results of a circuit designed to create the modified gate voltage waveform.",

keywords = "Floating gate (FG), learning, neuromorphic, neuroscience, spike-timing-dependent plasticity (STDP), synapse, very large scale integration (VLSI)",

author = "Roshan Gopalakrishnan and Arindam Basu",

note = "Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].",

year = "2015",

month = oct,

day = "1",

doi = "10.1109/TNNLS.2015.2388633",

language = "English",

volume = "26",

pages = "2596--2601",

journal = "IEEE Transactions on Neural Networks and Learning Systems",

issn = "2162-237X",

publisher = "IEEE Computational Intelligence Society",

number = "10",

}

TY - JOUR

T1 - On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse

AU - Gopalakrishnan, Roshan

AU - Basu, Arindam

N1 - Publication details (e.g. title, author(s), publication statuses and dates) are captured on an “AS IS” and “AS AVAILABLE” basis at the time of record harvesting from the data source. Suggestions for further amendments or supplementary information can be sent to [email protected].

PY - 2015/10/1

Y1 - 2015/10/1

N2 - This brief describes the neuromorphic very large scale integration implementation of a synapse utilizing a single floating-gate (FG) transistor that can be used to store a weight in a nonvolatile manner and demonstrate biological learning rules such as spike-timing-dependent plasticity (STDP). The experimental STDP plot (change in weight against Δt = tpost - tpre) of a traditional FG synapse from previous studies shows a depression instead of potentiation at some range of positive values of Δt - we call this non-STDP behavior. In this brief, we first analyze theoretically the reason for this anomaly and then present a simple solution based on changing control gate waveforms of the FG device to make the weight change conform closely to biological observations over a wide range of parameters. The experimental results from an FG synapse fabricated in AMS 0.35-μm CMOS process design are also presented to justify the claim. Finally, we present the simulation results of a circuit designed to create the modified gate voltage waveform.

AB - This brief describes the neuromorphic very large scale integration implementation of a synapse utilizing a single floating-gate (FG) transistor that can be used to store a weight in a nonvolatile manner and demonstrate biological learning rules such as spike-timing-dependent plasticity (STDP). The experimental STDP plot (change in weight against Δt = tpost - tpre) of a traditional FG synapse from previous studies shows a depression instead of potentiation at some range of positive values of Δt - we call this non-STDP behavior. In this brief, we first analyze theoretically the reason for this anomaly and then present a simple solution based on changing control gate waveforms of the FG device to make the weight change conform closely to biological observations over a wide range of parameters. The experimental results from an FG synapse fabricated in AMS 0.35-μm CMOS process design are also presented to justify the claim. Finally, we present the simulation results of a circuit designed to create the modified gate voltage waveform.

KW - Floating gate (FG)

KW - learning

KW - neuromorphic

KW - neuroscience

KW - spike-timing-dependent plasticity (STDP)

KW - synapse

KW - very large scale integration (VLSI)

UR - https://www.scopus.com/pages/publications/85027932727

UR - https://www.scopus.com/record/pubmetrics.uri?eid=2-s2.0-85027932727&origin=recordpage

U2 - 10.1109/TNNLS.2015.2388633

DO - 10.1109/TNNLS.2015.2388633

M3 - RGC 21 - Publication in refereed journal

SN - 2162-237X

VL - 26

SP - 2596

EP - 2601

JO - IEEE Transactions on Neural Networks and Learning Systems

JF - IEEE Transactions on Neural Networks and Learning Systems

IS - 10

M1 - 7031963

ER -

On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse

Abstract

Bibliographical note

Research Keywords

Access Output

Other Access Options

Permanent Link

Other Files and Links

Fingerprint

Cite this