Improving PCM endurance with a constant-cost wear leveling design

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

16 Scopus Citations
View graph of relations

Author(s)

  • Yu-Ming Chang
  • Pi-Cheng Hsiu
  • Yuan-Hao Chang
  • Chi-Hao Chen
  • Cheng-Yuan Michael Wang

Detail(s)

Original languageEnglish
Article number9
Journal / PublicationACM Transactions on Design Automation of Electronic Systems
Volume22
Issue number1
Online publishedJun 2016
Publication statusPublished - Dec 2016
Externally publishedYes

Abstract

Improving PCM endurance is a fundamental issue when it is considered as an alternative to replace DRAM as main memory. Memory-based wear leveling (WL) is an effective way to improve PCM endurance, but its major challenge is how to efficiently determine the appropriate memory pages for allocation or swapping. In this article, we present a constant-cost WL design that is compatible with existing memory management. Two implementations, namely bucket-based and array-based WL, with constant-time (or nearly zero) search cost are proposed to be integrated into the OS layer and the hardware layer, respectively, as well as to trade between time and space complexity. The results of experiments conducted based on an implementation in Android, as well as simulations with popular benchmarks, to evaluate the effectiveness of the proposed design are very encouraging.

Research Area(s)

  • Algorithms, Design, Management, Performance

Citation Format(s)

Improving PCM endurance with a constant-cost wear leveling design. / Chang, Yu-Ming; Hsiu, Pi-Cheng; Chang, Yuan-Hao; Chen, Chi-Hao; Kuo, Tei-Wei; Wang, Cheng-Yuan Michael.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 22, No. 1, 9, 12.2016.

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review