High-Performance and Configurable SW/HW Co-Design of Post-Quantum Signature CRYSTALS-Dilithium
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review
Author(s)
Related Research Unit(s)
Detail(s)
Original language | English |
---|---|
Article number | 44 |
Number of pages | 28 |
Journal / Publication | ACM Transactions on Reconfigurable Technology and Systems |
Volume | 16 |
Issue number | 3 |
Online published | 25 Oct 2022 |
Publication status | Published - Sept 2023 |
Link(s)
DOI | DOI |
---|---|
Attachment(s) | Documents
Publisher's Copyright Statement
|
Link to Scopus | https://www.scopus.com/record/display.uri?eid=2-s2.0-85165843883&origin=recordpage |
Permanent Link | https://scholars.cityu.edu.hk/en/publications/publication(b16b0a40-2de4-4b2e-82d7-5dcb307baa32).html |
Abstract
CRYSTALS-Dilithium is a lattice-based post-quantum digital signature scheme that is resistant to attacks by quantum computers and has been selected to be standardized in the NIST post-quantum cryptography (PQC) standardization process. However, the speed performance and design flexibility of the Dilithium still need to be evaluated. This paper presents a high-performance software/hardware co-design of CRYSTALS-Dilithium based on the NIST PQC round-3 parameters. High-speed pipelined hardware modules for NTT/INTT, point-wise multiplication/addition, and for SHAKE are included in the design to accelerate the time-consuming operations in Dilithium. All hardware modules are parameterized, thus allowing full support of run-time configuration to increase versatility. Moreover, the proposed software/hardware architecture and tight operating workflows reduce the data transmission overhead between the processor and other hardware modules. The hardware accelerator is implemented with a reconfigurable logic on FPGA and is integrated with the high-performance ARM Cortex-A9 processor in the Xilinx Zynq Architecture. We measure the performance of the software/hardware system for Dilithium in NIST security levels 2, 3, and 5. Compared to pure software implementations, we achieve 8.7-12.5 times speedup in Key generation, 6.3-7.3 times speedup in Sign, and 9.1-12.2 times speedup in Verify operations.
Research Area(s)
- software-hardware co-design, lattice-based cryptography, CRYSTALS-Dilithium, Post-Quantum Cryptography, digital signature
Bibliographic Note
Research Unit(s) information for this publication is provided by the author(s) concerned.
Citation Format(s)
High-Performance and Configurable SW/HW Co-Design of Post-Quantum Signature CRYSTALS-Dilithium. / MAO, Gaoyu; CHEN, Donglong; LI, Guangyan et al.
In: ACM Transactions on Reconfigurable Technology and Systems, Vol. 16, No. 3, 44, 09.2023.
In: ACM Transactions on Reconfigurable Technology and Systems, Vol. 16, No. 3, 44, 09.2023.
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review
Download Statistics
No data available