Abstract
An efficient implementation technique of the low density parity check (LDPC) code decoder based on the parity-likelihood-ratio (PLR) was analyzed. The technique does not require multiplication or table searching and allows the decoder to be implemented with additions only. It involves lower complexity and is less sensitive to the quantization effect as compared to the standard sum-product decoder. The performance of the five-bit scheme with the correction term was found to be close to that of the ideal case.
| Original language | English |
|---|---|
| Pages (from-to) | 1231-1232 |
| Journal | Electronics Letters |
| Volume | 37 |
| Issue number | 20 |
| DOIs | |
| Publication status | Published - 27 Sept 2001 |
Fingerprint
Dive into the research topics of 'Efficient implementation technique of LDPC decoder'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver