Decentralized and passive model order reduction of linear networks with massive ports

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

12 Scopus Citations
View graph of relations

Author(s)

  • Boyuan Yan
  • Sheldon X.-D. Tan
  • Lingfei Zhou
  • Jie Chen
  • Ruijing Shen

Related Research Unit(s)

Detail(s)

Original languageEnglish
Article number5741877
Pages (from-to)865-877
Journal / PublicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume20
Issue number5
Publication statusPublished - May 2012

Abstract

It is well known that model order reduction for circuits with many terminals remains a challenging problem. One reason is that existing approaches are based on a centralized framework, in which each input-output pair is implicitly assumed to be equally interacted and the matrix-valued transfer function is assumed to be fully populated. In this paper, we attempt to address this long-standing problem using a decentralized model order reduction scheme, in which a multi-input multi-output system is decoupled into a number of subsystems and each subsystem corresponds to one output and several dominant inputs. The decoupling process is based on the relative gain array, which measures the degree of interaction of each input-output pair. For each decoupled subsystem, passive reduction can be easily achieved using existing reduction techniques. The proposed method is suitable for resistance-dominant interconnects such as on-chip power grids, substrate planes where extremely compact models can be obtained. Simulation results demonstrate the advantage of the proposed method compared to the existing approaches. © 1993-2012 IEEE.

Research Area(s)

  • Decentralized, model order reduction, multi-port networks

Citation Format(s)

Decentralized and passive model order reduction of linear networks with massive ports. / Yan, Boyuan; Tan, Sheldon X.-D.; Zhou, Lingfei; Chen, Jie; Shen, Ruijing.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 5, 5741877, 05.2012, p. 865-877.

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review