CP-FPGA : Energy-Efficient Nonvolatile FPGA with Offline/Online Checkpointing Optimization
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review
Author(s)
Related Research Unit(s)
Detail(s)
Original language | English |
---|---|
Article number | 7889029 |
Pages (from-to) | 2153-2163 |
Journal / Publication | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
Volume | 25 |
Issue number | 7 |
Online published | 29 Mar 2017 |
Publication status | Published - Jul 2017 |
Link(s)
DOI | DOI |
---|---|
Document Link | Links |
Link to Scopus | https://www.scopus.com/record/display.uri?eid=2-s2.0-85017106419&origin=recordpage |
Permanent Link | https://scholars.cityu.edu.hk/en/publications/publication(3456048a-b19f-4fca-b5cc-c242d9794956).html |
Abstract
Field-programmable gate arrays (FPGAs) have drawn lots of attentions due to their programmability and high performance. Recently, ultralow-power FPGAs for Internet of Things, together with energy-harvesting technique, have become an emerging self-powered computing platform. However, volatile memory in FPGA will lose their states under unstable power supplies and cannot work efficiently. Nonvolatile FPGA becomes a promising alternative. This paper proposes a hardware/software codesign nonvolatile FPGA with efficient offline/online checkpointing strategy (CP-FPGA). Backup energy is reduced by offline selecting proper checkpointing locations to minimize backup data. An online scheduler is further proposed to balance computation rollback overhead against backup energy. Experimental results show that the proposed CP-FPGA reduces 39.5% energy consumption on average compared with the stateof-the-art techniques.
Research Area(s)
- Checkpoint, Internet of Things (IoT), low power, nonvolatile field-programmable gate array (FPGA)
Citation Format(s)
CP-FPGA: Energy-Efficient Nonvolatile FPGA with Offline/Online Checkpointing Optimization. / Yuan, Zhe; Liu, Yongpan; Li, Jinyang et al.
In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 7, 7889029, 07.2017, p. 2153-2163.
In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 7, 7889029, 07.2017, p. 2153-2163.
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review