Compact Doherty Power Amplifier Design for 2 × 2 Multiple-Input Multiple-Output System

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalNot applicablepeer-review

4 Scopus Citations
View graph of relations

Author(s)

  • Shichang Chen
  • Zhiqun Cheng
  • Gaofeng Wang
  • Quan Xue

Related Research Unit(s)

Detail(s)

Original languageEnglish
Article number7416187
Pages (from-to)216-218
Journal / PublicationIEEE Microwave and Wireless Components Letters
Volume26
Issue number3
Publication statusPublished - 1 Mar 2016

Abstract

A triple-transistor Doherty power amplifier (PA) architecture that supports two identical input and output signals is investigated. Two peaking PAs and a single carrier PA are arranged to operate at high and low power regions. This structure can be used in 2 × 2 multiple-input multiple-output transceiver. Compared with classic configuration that needs four transistors to realize the same functionality, the proposed design greatly reduces the overall circuit size and cost. Theoretical analysis is given for deep understanding of the operational principle regarding this novel Doherty PA. To validate the effectiveness, a prototype PA corresponding to the proposed architecture is implemented based on Cree's gallium nitride high electron mobility transistor transistors. Experimental results demonstrate very high drain efficiencies at both saturation and back-off regions.

Research Area(s)

  • Doherty power amplifier, drain efficiency, load modulation network, MIMO

Citation Format(s)

Compact Doherty Power Amplifier Design for 2 × 2 Multiple-Input Multiple-Output System. / Chen, Shichang; Cheng, Zhiqun; Wang, Gaofeng; Xue, Quan.

In: IEEE Microwave and Wireless Components Letters, Vol. 26, No. 3, 7416187, 01.03.2016, p. 216-218.

Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalNot applicablepeer-review