Skip to main navigation Skip to search Skip to main content

An FPGA-based re-configurable 24-bit 96kHZ sigma-delta audio DAC

Ray C. C. Cheung, K. P. Pun, Steve C. L. Yuen, K. H. Tsoi, Philip H. W. Leong

Research output: Chapters, Conference Papers, Creative and Literary WorksRGC 32 - Refereed conference paper (with host publication)peer-review

Abstract

This paper presents a reconfigurable sigma-delta audio Digital-to-Analog Converter (DAC) which is suitable for embedded FPGA applications. The Sigma-Delta Modulator (SDM) design can be configured as a 3rd or 5th order SDM and allows different input word lengths, Different input sampling rates are also entertained by employing a programmable interpolator. The DAC accepts I6-/18-/20-/24-bit PCM data at sampling rates of 32/44.1/48/88.2/96 kHz for applications in CD, SACD and DVD audio.
Original languageEnglish
Title of host publicationProceedings - 2003 IEEE International Conference on Field-Programmable Technology, FPT 2003
PublisherIEEE
Pages110-117
ISBN (Print)0780383206, 9780780383203
DOIs
Publication statusPublished - 2003
Externally publishedYes
Event2nd International Conference on Field Programmable Technology, FPT 2003 - Tokyo, Japan
Duration: 15 Dec 200317 Dec 2003

Conference

Conference2nd International Conference on Field Programmable Technology, FPT 2003
PlaceJapan
CityTokyo
Period15/12/0317/12/03

Fingerprint

Dive into the research topics of 'An FPGA-based re-configurable 24-bit 96kHZ sigma-delta audio DAC'. Together they form a unique fingerprint.

Cite this