Skip to main navigation Skip to search Skip to main content

A parallel FET linearizer with complex capacitance

Research output: Journal Publications and ReviewsRGC 21 - Publication in refereed journalpeer-review

Abstract

Linearization of the gate-source capacitance in a GaAs FET using a parallel reverse biased gate-source junction and complex capacitance is proposed. This method offers a simple and low-cost solution in reducing AM/PM distortion. An analysis for maximizing the performance of this linearizer is also presented. © 2005 Wiley Periodicals, Inc.
Original languageEnglish
Pages (from-to)485-487
JournalMicrowave and Optical Technology Letters
Volume44
Issue number5
DOIs
Publication statusPublished - 5 Mar 2005

Research Keywords

  • Intermodulation distortion
  • Linearization
  • RF power amplifier
  • Spectral regrowth

Fingerprint

Dive into the research topics of 'A parallel FET linearizer with complex capacitance'. Together they form a unique fingerprint.

Cite this