Abstract
Linearization of the gate-source capacitance in a GaAs FET using a parallel reverse biased gate-source junction and complex capacitance is proposed. This method offers a simple and low-cost solution in reducing AM/PM distortion. An analysis for maximizing the performance of this linearizer is also presented. © 2005 Wiley Periodicals, Inc.
| Original language | English |
|---|---|
| Pages (from-to) | 485-487 |
| Journal | Microwave and Optical Technology Letters |
| Volume | 44 |
| Issue number | 5 |
| DOIs | |
| Publication status | Published - 5 Mar 2005 |
Research Keywords
- Intermodulation distortion
- Linearization
- RF power amplifier
- Spectral regrowth
Fingerprint
Dive into the research topics of 'A parallel FET linearizer with complex capacitance'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver