Skip to main navigation Skip to search Skip to main content

A method to reduce process-related sensitivity in sub-threshold ICs and its circuit implementation

Luo Hao, Han Yan*, Ray C.C. Cheung

*Corresponding author for this work

Research output: Chapters, Conference Papers, Creative and Literary WorksRGC 32 - Refereed conference paper (with host publication)peer-review

Abstract

This paper provides a novel bulk-compensated technique used in sub-threshold integrated circuits (ICs), solving the problem that MOS transistors in the sub-threshold area are extremely sensitive to the issue of process variation. The bulk-compensated technique builds up a unique "detecting-feedback" loop, and achieves an effective compensation for the process-related fluctuation of MOS transistors through bulk potential modulation. A simple circuit implementation of the proposed technique is also presented, which is implemented in 0.13 μm CMOS mixed-signal process. With the introduction of the bulk-compensated circuit, the sensitivity of MOS transistors to process variation in the sub-threshold area is greatly reduced.
Original languageEnglish
Title of host publicationPrimeAsia 2010 - 2nd Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics
PublisherIEEE Computer Society
Pages214-216
ISBN (Print)9781424467372
DOIs
Publication statusPublished - 22 Sept 2010
Event2nd Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2010 - Shanghai, China
Duration: 22 Sept 201024 Sept 2010

Conference

Conference2nd Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2010
PlaceChina
CityShanghai
Period22/09/1024/09/10

Fingerprint

Dive into the research topics of 'A method to reduce process-related sensitivity in sub-threshold ICs and its circuit implementation'. Together they form a unique fingerprint.

Cite this