A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review
Author(s)
Related Research Unit(s)
Detail(s)
Original language | English |
---|---|
Pages (from-to) | 91-104 |
Journal / Publication | IEEE Transactions on Knowledge and Data Engineering |
Volume | 31 |
Issue number | 1 |
Online published | 3 Apr 2018 |
Publication status | Published - Jan 2019 |
Link(s)
Abstract
Hardware acceleration through field programmable gate arrays (FPGAs) has recently become a technique of growing interest for many data-intensive applications. Join query is one of the most fundamental database query types useful in relational database management systems. However, the available solutions so far have been beset by higher costs in comparison to other query types. In this paper, we develop a novel solution to accelerate the processing of sort-merge join queries with low match rates. Specifically, our solution makes use of hierarchical indexes to identify result-yielding regions in the solution space in order to take advantage of result sparseness. Further, in addition to one-dimensional equi-join query processing, our solution supports processing of multidimensional similarity join queries. Experimental results show that our solution is superior to the best existing method in a low match rate setting; the method achieves a speedup factor of 4.8 for join queries with a match rate of 5%.
Research Area(s)
- Sort-merge join, hardware acceleration, FPGA, B+-tree, low-selectivity join
Citation Format(s)
A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join. / Zhou, Zimeng; Yu, Chenyun; Nutanong, Sarana et al.
In: IEEE Transactions on Knowledge and Data Engineering, Vol. 31, No. 1, 01.2019, p. 91-104.
In: IEEE Transactions on Knowledge and Data Engineering, Vol. 31, No. 1, 01.2019, p. 91-104.
Research output: Journal Publications and Reviews › RGC 21 - Publication in refereed journal › peer-review