A 75kb SRAM in 65nm CMOS for in-memory computing based neuromorphic image denoising

Sumon Kumar Bose, Vivek Mohan, Arindam Basu

Research output: Chapters, Conference Papers, Creative and Literary WorksRGC 32 - Refereed conference paper (with host publication)peer-review

7 Citations (Scopus)

Abstract

This paper presents an in-memory computing (IMC) architecture for image denoising. The proposed SRAM based in-memory processing framework works in tandem with approximate computing on a binary image generated from neuromorphic vision sensors. Implemented in TSMC 65nm process, the proposed architecture enables ≈ 2000 X energy savings (≈ 222 X from IMC) compared to a digital implementation when tested with the video recordings from a DAVIS sensor and achieves a peak throughput of 1.25 − 1.66 frames/µs.
Original languageEnglish
Title of host publication2020 IEEE International Symposium on Circuits and Systems (ISCAS) - Proceedings
PublisherIEEE
ISBN (Print)9781728133201
DOIs
Publication statusPublished - 2020
Externally publishedYes
Event52nd IEEE International Symposium on Circuits and Systems (ISCAS 2020) - Virtual, Sevilla, Spain
Duration: 10 Oct 202021 Oct 2020
https://iscas2020.org/

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume2020-October
ISSN (Print)0271-4310
ISSN (Electronic)2158-1525

Conference

Conference52nd IEEE International Symposium on Circuits and Systems (ISCAS 2020)
Abbreviated titleISCAS2020
Country/TerritorySpain
CitySevilla
Period10/10/2021/10/20
Internet address

Research Keywords

  • Approximate computing
  • In-memory computing
  • Median filter
  • Neuromorphic vision sensors
  • SRAM

Fingerprint

Dive into the research topics of 'A 75kb SRAM in 65nm CMOS for in-memory computing based neuromorphic image denoising'. Together they form a unique fingerprint.

Cite this