IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

ISSNs: 1063-8210

Additional searchable ISSN (Electronic): 1557-9999

Institute of Electrical and Electronics Engineers, United States

Scopus rating (2021): CiteScore 5.9 SJR 0.834 SNIP 1.474

Journal

Journal Metrics

Research Output

  1. 2020
  2. ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing

    Kar, B., Gopalakrishnan, P. K., Bose, S. K., Roy, M. & Basu, A., Dec 2020, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28, 12, p. 2518-2529 9185089.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 4
    Check@CityULib
  3. 2018
  4. Boosting NVDIMM Performance with a Lightweight Caching Algorithm

    Tsao, C., Chang, Y. & Kuo, T., Aug 2018, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 26, 8, p. 1518-1530 8337123.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 3
    Check@CityULib
  5. 2017
  6. Antiwear Leveling Design for SSDs With Hybrid ECC Capability

    Ho, C., Liu, Y., Chang, Y. & Kuo, T., Feb 2017, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25, 2, p. 488-501 7527690.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 10
    Check@CityULib
  7. VLSI extreme learning machine: A design space exploration

    Yao, E. & Basu, A., 1 Jan 2017, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25, 1, p. 60-74 7470473.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 31
    Check@CityULib
  8. 2016
  9. Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way

    Yang, M., Chang, Y., Kuo, T. & Chen, F., May 2016, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 24, 5, p. 1808-1820 7331656.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 15
    Check@CityULib
  10. 2014
  11. Speech processing on a reconfigurable analog platform

    Ramakrishnan, S., Basu, A., Chiu, L. K., Hasler, J., Anderson, D. & Brink, S., Feb 2014, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22, 2, p. 430-433 6450118.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 12
    Check@CityULib
  12. 2011
  13. A fully integrated architecture for fast and accurate programming of floating gates over six decades of current

    Basu, A. & Hasler, P. E., Jun 2011, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 19, 6, p. 953-962 5437216.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 20
    Check@CityULib
  14. 2009
  15. Hierarchical segmentation for hardware function evaluation

    Lee, D., Cheung, R. C. C., Luk, W. & Villasenor, J. D., Jan 2009, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 17, 1, p. 103-116 4689314.

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 36
    Check@CityULib
  16. 2007
  17. Hardware generation of arbitrary random number distributions from uniform distributions via the inversion method

    Cheung, R. C. C., Lee, D., Luk, W. & Villasenor, J. D., Aug 2007, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 15, 8, p. 952-962

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 49
    Check@CityULib
  18. A flexible architecture for precise gamma correction

    Lee, D., Cheung, R. C. C. & Villasenor, J. D., Apr 2007, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 15, 4, p. 474-478

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 30
    Check@CityULib
  19. 2005
  20. Customizable elliptic curve cryptosystems

    Cheung, R. C. C., Telle, N. J., Luk, W. & Cheung, P. Y. K., Sep 2005, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 13, 9, p. 1048-1059

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 77
    Check@CityULib
  21. A Hardware Gaussian Noise Generator Using the Wallace Method

    Lee, D., Luk, W., Villasenor, J. D., Zhang, G. & Leong, P. H. W., Aug 2005, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 13, 8, p. 911-920

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 77
    Check@CityULib
  22. 2003
  23. Further Improve Circuit Partitioning Using GBAW Logic Perturbation Techniques

    Wu, Y., Cheung, C., Cheng, D. I. & Fan, H., Jun 2003, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 11, 3, p. 451-460

    Research output: Journal Publications and Reviews (RGC: 21, 22, 62)21_Publication in refereed journalpeer-review

    Scopus citations: 11
    Check@CityULib